

Product Specification

10Gb/s 10km Datacom XFP Optical Transceiver

FTLX1413D3BCL

PRODUCT FEATURES

- Supports 8.5Gb/s to 105Gb/s bit rates
- Power dissipation <1.5W
- Commercial temperature range: -5°C to 75°C
- RoHS-6 Compliant (lead-free)
- Hot-pluggable XFP footprint
- Single power supply: 3.3V
- Maximum link length of 10km
- Uncooled 1310nm DFB laser
- Duplex LC connector
- No Reference Clock required
- Built-in digital diagnostic functions



APPLICATIONS

- 10GBASE-LR/LW 10G Ethernet
- 1200-SM-LL-L 10G Fibre Channel
- 800-SM-LC-L 8G Fibre Channel

Finisar's FTLX1413D3BCL Small Form Factor 10Gb/s (XFP) transceivers are compliant with the current XFP Multi-Source Agreement (MSA) Specification¹. They comply with 10-Gigabit Ethernet 10GBASE-LR/LW per IEEE 802.3ae, 10G Fibre Channel 1200-SM-LL-L, and 8G Fibre Channel 800-SM-LC-L. Digital diagnostics functions are available via a 2-wire serial interface, as specified in the XFP MSA. If SONET/SDH compliance is required, please see Finisar Part Number FTLX1413M3BCL. The transceiver is RoHS compliant and lead free per Directive 2002/95/EC³, and Finisar Application Note AN-2038⁴.

PRODUCT SELECTION

FTLX1413D3BCL

I. Pin Descriptions

Pin	Logic	Symbol	Name/Description	Ref.
1		GND	Module Ground	1
2		VEE5	Optional –5.2 Power Supply – Not required	
3	LVTTL-I	Mod-Desel	Module De-select; When held low allows the module to respond to 2-wire serial interface commands	
4	LVTTL-O	Interrupt	Interrupt (bar); Indicates presence of an important condition which can be read over the serial 2-wire interface	2
5	LVTTL-I	TX_DIS	Transmitter Disable; Transmitter laser source turned off	
6		VCC5	+5 Power Supply – Not required	
7		GND	Module Ground	1
8		VCC3	+3.3V Power Supply	
9		VCC3	+3.3V Power Supply	
10	LVTTL-I	SCL	Serial 2-wire interface clock	2
11	LVTTL-I/O	SDA	Serial 2-wire interface data line	2
12	LVTTL-O	Mod_Abs	Module Absent; Indicates module is not present. Grounded in the module.	2
13	LVTTL-O	Mod_NR	Module Not Ready; Finisar defines it as a logical OR between RX_LOS and Loss of Lock in TX/RX.	2
14	LVTTL-O	RX_LOS	Receiver Loss of Signal indicator	2
15		GND	Module Ground	1
16		GND	Module Ground	1
17	CML-O	RD-	Receiver inverted data output	
18	CML-O	RD+	Receiver non-inverted data output	
19		GND	Module Ground	1
20		VCC2	+1.8V Power Supply – Not required	
21	LVTTL-I	P_Down/RST	Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.	
22		VCC2	+1.8V Power Supply – Not required	
23		GND	Module Ground	1
24	PECL-I	RefCLK+	Reference Clock non-inverted input, AC coupled on the host board – Not required	3
25	PECL-I	RefCLK-	Reference Clock inverted input, AC coupled on the host board – Not required	3
26		GND	Module Ground	1
27		GND	Module Ground	1
28	CML-I	TD-	Transmitter inverted data input	
29	CML-I	TD+	Transmitter non-inverted data input	
30		GND	Module Ground	1

Notes:

1. Module circuit ground is isolated from module chassis ground within the module.
2. Open collector; should be pulled up with 4.7k – 10kohms on host board to a voltage between 3.15V and 3.6V.
3. A Reference Clock input is not required by the FTLX1413D3BCL. If present, it will be ignored.




Diagram of Host Board Connector Block Pin Numbers and Name

II. Absolute Maximum Ratings

Parameter	Symbol	Min	Typ	Max	Unit	Ref.
Maximum Supply Voltage	V _{CC3}	-0.5		4.0	V	
Storage Temperature	T _S	-40		85	°C	
Case Operating Temperature	T _{OP}	-5		75	°C	

III. Electrical Characteristics ($T_{OP} = -5$ to 75 °C, $V_{CC3} = 3.13$ to 3.45 Volts)

Parameter	Symbol	Min	Typ	Max	Unit	Ref.	
Supply Voltage	V _{cc3}	3.13		3.45	V		
Supply Current	I _{cc3}			600	mA		
Module total power	P			1.5	W	1	
Transmitter							
Input differential impedance	R _{in}		100		Ω	2	
Differential data input swing	V _{in,pp}	120		820	mV		
Transmit Disable Voltage	V _D	2.0		V _{cc}	V	3	
Transmit Enable Voltage	V _{EN}	GND		GND+ 0.8	V		
Transmit Disable Assert Time				10	us		
Receiver							
Differential data output swing	V _{out,pp}	340	650	850	mV	4	
Data output rise time	t _r			38	ps	5	
Data output fall time	t _f			38	ps	5	
LOS Fault	V _{LOS fault}	V _{cc} – 0.5		V _{ccHOST}	V	6	
LOS Normal	V _{LOS norm}	GND		GND+0.5	V	6	
Power Supply Rejection	PSR	See Note 7 below					7

Notes:

1. Maximum total power value is specified across the full temperature and voltage range.
2. After internal AC coupling.
3. Or open circuit.
4. Into 100 ohms differential termination.
5. 20 – 80 %
6. Loss Of Signal is open collector to be pulled up with a 4.7k – 10kohm resistor to 3.15 – 3.6V. Logic 0 indicates normal operation; logic 1 indicates no signal detected.
7. Per Section 2.7.1. in the XFP MSA Specification¹.

IV. Optical Characteristics (T_{OP} = -5 to 75 °C, V_{CC3} = 3.13 to 3.45 Volts)

Parameter	Symbol	Min	Typ	Max	Unit	Ref.	
Transmitter							
Optical Modulation Amplitude (OMA)	P _{OMA}	-4.8		0	dBm		
Maximum Launch Power	P _{MAX}	-6.0		0.5	dBm		
Optical Wavelength	λ	1260		1355	nm		
Sidemode Suppression ratio	SSR _{min}	30			dB		
Optical Extinction Ratio	ER	3.5			dB		
Transmitter and Dispersion Penalty	TDP			3.2	dB		
Average Launch power of OFF transmitter	P _{OFF}			-30	dBm		
Tx Jitter	Tx _j	Per 802.3ae requirements					
Relative Intensity Noise	RIN			-130	dB/Hz		
Receiver							
Receiver Sensitivity (OMA) @ 10.5Gb/s	R _{SENS1}			-12.6	dBm	1	
Stressed Receiver Sensitivity (OMA) @ 10.5Gb/s	R _{SENS2}			-10.3	dBm	2	
Maximum Input Power	P _{MAX}	+0.5			dBm		
Optical Center Wavelength	λ _C	1260		1600	nm		
Receiver Reflectance	R _{rx}			-12	dB		
LOS De-Assert	LOS _D			-18	dBm		
LOS Assert	LOS _A	-32			dBm		
LOS Hysteresis		0.5			dB		

Notes:

1. Measured with worst ER; BER < 10⁻¹²; 2³¹ – 1 PRBS.
2. Per IEEE 802.3ae. Equivalent to –13.3 dBm average power at Infinite ER.

8.5Gb/s Fibre-Channel:

To operate the FTLX1413D3BCL at 8.5Gb/s Fibre-Channel, the EEPROM-Table 0, Byte 117, Bit 0 must be set as follows; .

- EEPROM Byte 117, Bit 0, value “1” for 8GFC:
- EEPROM Byte 117, Bit 0 value “0” for 10Gb/s rates:
 - (It is also possible to bypass the CDRs with, Byte 111, Bit 0.)

By default, a power cycling the transceiver will return the transceiver to normal 10Gb/s operation with the CDRs active.

V. General Specifications

Parameter	Symbol	Min	Typ	Max	Units	Ref.
Bit Rate	BR	8.5		10.5	Gb/s	1
Bit Error Ratio	BER			10^{-12}		2
Max. Supported Link Length	L_{MAX}		10		km	1

Notes:

- 10GBASE-LR/LW, 1200-SM-LL-L, 800-SM-LC-L
- Tested with a $2^{31} - 1$ PRBS

VI. Environmental Specifications

Finisar FTLX1413D3BCL transceivers have a commercial operating case temperature range of -5°C to +75°C.

Parameter	Symbol	Min	Typ	Max	Units	Ref.
Case Operating Temperature	T_{op}	-5		75	°C	
Storage Temperature	T_{sto}	-40		85	°C	

VII. Regulatory Compliance

Finisar XFP transceivers are Class 1 Laser Products. They are certified per the following standards:

Feature	Agency	Standard	Certificate Number
Laser Eye Safety	FDA/CDRH	CDRH 21 CFR 1040 and Laser Notice 50	TBD
Laser Eye Safety	TÜV	EN 60825-1: 2007, EN60825-2:2004+A1 IEC 60825-1: 2007 (2 nd Edition) IEC 60825-2: 2010 (3 rd Edition)	TBD
Electrical Safety	TÜV	EN 60950:2006+A11	TBD
Electrical Safety	UL/CSA	CLASS 3862.07 CLASS 3862.87	TBD

Copies of the referenced certificates are available at Finisar Corporation upon request.

VIII. Digital Diagnostic Functions

As defined by the XFP MSA¹, Finisar XFP transceivers provide digital diagnostic functions via a 2-wire serial interface, which allows real-time access to the following operating parameters:

- Transceiver temperature
- Laser bias current
- Transmitted optical power
- Received optical power
- Transceiver supply voltage


It also provides a sophisticated system of alarm and warning flags, which may be used to alert end-users when particular operating parameters are outside of a factory-set normal range.

The operating and diagnostics information is monitored and reported by a Digital Diagnostics Transceiver Controller (DDTC) inside the transceiver, which is accessed through the 2-wire serial interface. When the serial protocol is activated, the serial clock signal (SCL pin) is generated by the host. The positive edge clocks data into the XFP transceiver into those segments of its memory map that are not write-protected. The negative edge clocks data from the XFP transceiver. The serial data signal (SDA pin) is bi-directional for serial data transfer. The host uses SDA in conjunction with SCL to mark the start and end of serial protocol activation. The memories are organized as a series of 8-bit data words that can be addressed individually or sequentially. The 2-wire serial interface provides sequential or random access to the 8 bit parameters, addressed from 000h to the maximum address of the memory.

For more detailed information including memory map definitions, please see Finisar Application Note AN-2035 “Digital Diagnostic Monitoring Interface for XFP Optical Transceivers”, or the XFP MSA Specification¹.


IX. Mechanical Specifications

Finisar’s XFP transceivers are compliant with the dimensions defined by the XFP Multi-Sourcing Agreement (MSA).




XFP Transceiver (dimensions are in mm)


X. PCB Layout and Bezel Recommendations



XFP Host Board Mechanical Layout (dimensions are in mm)



XFP Detail Host Board Mechanical Layout (dimensions are in mm)



XFP Recommended Bezel Design (dimensions are in mm)

XI. References

1. 10 Gigabit Small Form Factor Pluggable Module (XFP) Multi-Source Agreement (MSA), Rev 4.5 – August 2005. Documentation is currently available at <http://www.xfpmsa.org/>
2. Application Note AN-2035: “Digital Diagnostic Monitoring Interface for XFP Optical Transceivers” – Finisar Corporation, December 2003
3. Directive 2002/95/EC of the European Council Parliament and of the Council, “on the restriction of the use of certain hazardous substances in electrical and electronic equipment”. January 27, 2003.
4. “Application Note AN-2038: Finisar Implementation Of RoHS Compliant Transceivers”, Finisar Corporation, January 21, 2005.

XII. Revision History

Revision	Date	Description
A1	3/1/2011	• Document created.
B1	4/13/2012	• Update for MVT phase

XIII. For More Information

Finisar Corporation
 1389 Moffett Park Drive
 Sunnyvale, CA 94089-1133
 Tel. 1-408-548-1000
 Fax 1-408-541-6138
sales@finisar.com
www.finisar.com